View ST72681_1317569.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ST72681
USB 2.0 HIGH-SPEED 8-BIT MCU FLASH DRIVE CONTROLLER
PRELIMINARY DATA

USB 2.0 Interface compatible with Mass Storage Device Class - Integrated USB 2.0 PHY - Supports USB High Speed and Full Speed - Suspend and Resume operations Mass Storage Controller Interface (MSCI) - Supports all type of NAND Flash devices - Reed-Solomon Encoder/Decoder for MLC NAND Flash support: on-the-fly correction (4 bytes of a 512-byte block) - Flash identification support - 10MB/s for read and 8MB/s for write operations with one single NAND Flash device - 10MB/s for read and 10MB/s for write operations in multi mode NAND Flash device topology Embedded ST7 8-bit MCU Supply Management - 3.3V operation - Integrated 3.3V-1.8V voltage regulator Very low power consumption - Less than 100mA during write operation with two NAND Flash devices - Less than 500A in suspend mode Clock Management - Integrated PLL for generating core and USB 2.0 clock sources using an external 12 MHz crystal Up to two configurable LED outputs - Blinking on USB specific activity (idle, suspend, data access)
TQFP48

Data Protection - Write protect switch control - Password-based security for data protection Bootability support Flexibility - Configurable Vendor ID/Product ID (VID/PID) with production tool - Patch code support with external EEPROM device TQFP48 7x7 lead-free package Development Support - Complete reference design including schematics, BOM and gerber files Supports Windows ME, Windows 2K, Windows XP, Linux and MacOS. Drivers available for Windows 98 SE
Features USB interface # of NAND devices supported R/W speed Operating Supply Operating Temperature Packages
ST72681 USB 2.0 up to 4 10MBps/8MBps (single NAND) / 10MBps/10MBps (multi NAND) 3.0V to 3.6V 0C to +70C TQFP48 7x7 / Die form
Rev. 1.1
May 2005 1/12
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1
ST72681
1 INTRODUCTION
The ST72681 is a USB 2.0 high-speed Flash Drive controller. The USB 2.0 high-speed interface including PHY and function supports USB 2.0 Mass Storage Device Class. The Mass Storage Controller Interface combined with the Reed-Solomon Encoder/Decoder on-thefly correction (4-byte on 512-byte data blocks) provides a flexible, high transfer rate solution for interfacing a wide of range NAND Flash memory device types. The internal 60 MHz PLL driven by the 12MHz oscillator is used to generate the 480MHz frequency for the USB 2.0 PHY. The ST7 8-bit CPU runs the application program from the internal ROM and RAM. USB data and patch code are stored in internal RAM. I/O ports provide functions for EEPROM connection, LEDs and write protect switch control. The internal 3.3V to 1.8V voltage regulator provides the 1.8V supply voltage to the digital part of the circuit.
Figure 1. Device Block Diagram
12 MHz OSC
8-bit CPU
ROM
RAM
USB 2.0 PHY
USB 2.0 Function
Mass Storage Controller Interface
ReedSolomon Error Correction
NAND I/F
3.3V to 1.8V Voltage Regulator
GPIO
2/12
1
ST72681
2 PIN DESCRIPTION
Figure 2. 48-Pin TQFP Package Pinout
NAND D[6] NAND D[7] NAND RnB NAND D[0] NAND D[1] NAND D[2] NAND D[3] NAND D[4] NAND D[5]
VDD33_1
VSS_1
VDDA OSCIN OSCOUT VSSA RREF VSSC VDDC VDD3 USBDP USBDM VSSBL VDDBL
48 47 46 45 44 43 42 41 40 39 38 37 36 1 2 35 34 3 33 4 32 5 31 6 30 7 29 8 28 9 27 10 26 11 25 12 13 14 15 16 17 18 19 20 21 22 23 24
NC*
NAND WP READ ONLY EEPROM SCL VSS_2 VDD33_2 NC* NC* RESET LED2 LED1 NAND ALE/EEPROM SDA
VSS_3
ST72681
VDDOUSB
NAND CE4
NAND CE3
NAND CE2
NAND CE1
NAND WE
NAND RE
* must remain NOT connected in the application
NAND CLE
NC* VDD33_3
VSS_4
VDD33_4
3/12
1
ST72681
PIN DESCRIPTION (Cont'd) Legend / Abbreviations for tables: Type: I = input, O = output, S = supply Input level: A = Dedicated analog input In/Output level: CT = CMOS 0.3VDD/0.7VDD with input trigger TT= TTL 0.8V / 2V with Schmitt trigger Output level: D8 = 8mA drive D4 = 4mA drive D2 = 2mA drive Port and control configuration: - Input: float = floating, wpu = weak pull-up, wpd = weak pull-down, int = interrupt - Output: OD = pseudo open drain, PP = push-pull The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state. Table 1. Power Supply
Pin Pin Name Type Description Ground IOs and Regulator supply voltage Ground IOs and Regulator supply voltage Ground IOs and Regulator supply voltage Ground IOs and Regulator supply voltage USB2 PHY, OSC and PLL power supply output (1.8V)
48 VSS_1 47 VDD33_1 33 VSS_2 32 VDD33_2 25 VSS_3 24 VDD33_3 14 VSS_4 15 VDD33_4 13 VDDOUSB
S S S S S S S S S
Table 2. Control & System
Pin TQFP48 Power Type Pin Name Level Output Input Description
29 RESET
I/O 3.3 CT
Reset input with filter with internal pull-up
4/12
ST72681
PIN DESCRIPTION (Cont'd) Table 3. USB 2.0 Interface
Pin TQFP48 Type Pin Name Description
12 VDDBL 11 VSSBL 10 USBDM 9 8 7 6 5 USBDP VDD3 VDDC VSSC RREF
S S
Supply voltage for buffers and deserialisation flip flops (1.8V) Ground for buffers and deserialisation flip flops (1.8V)
I/O USB2 DATA I/O USB2 DATA + S S S Supply voltage for the FS compliance (3.3V) Supply voltage for DLL & xor tree (1.8V) Ground for DLL & XOR tree (1.8V)
I/O Ref. resistor for integrated impedance process adaptation (11.3 kOhms 1% Pull Down)
Table 4. USB 2.0 and core Clock System
Pin TQFP48 Type Pin Name Description
4 3 2 1
VSSA OSCOUT OSCIN VDDA
S O I S
Ground for osc & PLL (1.8V) 12MHz oscillator output 12MHz oscillator input Supply voltage for osc & PLL (1.8V)
5/12
ST72681
PIN DESCRIPTION (Cont'd) Table 5. General Purpose IO Ports / Mass Storage IOs
Pin Type TQFP48 Pin Name Level Outputs Input Main function (after reset) NAND DATA [0] NAND DATA [1] NAND DATA [2] NAND DATA [3] NAND DATA [4] NAND DATA [5] NAND DATA [6] NAND DATA [7] NAND ADDRESS LATCH ENABLE EEPROM SERIAL DATA NAND COMMAND LATCH ENABLE NAND WRITE ENABLE NAND READ ENABLE NAND ENABLE 1 NAND ENABLE 2 NAND ENABLE 3 NAND ENABLE 4 NAND READY/BUSY NAND WRITE PROTECT READ ONLY SWITCH EEPROM SERIAL CLOCK GREEN LED (USB ACCESS) RED LED (NAND ACCESS) Alternate function
45 44 43 42 41 40 39 38 26 22 21 20 19 18 17 16 37 36 35 34 28 27
NAND D[0] NAND D[1] NAND D[2] NAND D[3] NAND D[4] NAND D[5] NAND D[6] NAND D[7] NAND ALE / EEPROM SDA NAND CLE NAND WE NAND RE NAND CE1 NAND CE2 NAND CE3 NAND CE4 NAND RnB NAND WP READ ONLY EEPROM SCL LED2 LED1
I/O I/O I/O I/O I/O I/O I/O I/O I/O O O O O O O O I O I O O O
TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT TT
D4 D4 D4 D4 D4 D4 D4 D4 D8 D8 D8 D8 D4 D4 D4 D4 D2 D2 D2 D2 D8 D8
6/12
ST72681
3 NAND FLASH DEVICE SUPPORT
Type Samsung K9F2808U0C-Y Samsung K9F5608U0C-Y Samsung K9F1208U0A-Y Toshiba TC58512FT Toshiba TC58DVM92A Toshiba TC58DVG02A Toshiba TC58DVG04B1FT00 Toshiba TC58DVG14B1FT00 ST NAND128W3A ST NAND256W3A ST NAND512W3A ST NAND01GW3A Hynix HY27US08281M Hynix HY27US08561M Hynix HY27US08121M Samsung K9F1G08U0M-Y Samsung K9F2G08U0M-Y Samsung K9K2G08U0M-Y Samsung K9K4G08U0M-Y Samsung K9W4G08U1 Samsung K9W8G08U1 Toshiba TH58NVG0S3 Toshiba TH58NVG1S3 Toshiba TH58NVG2S3 ST NAND01GW3B ST NAND02GW3B Hynix HY27UA081G1M Micron 29F2G08AA Memory size 16M x 8b 32M x 8b 64M x 8b 64M x 8b 64M x 8b 128M x 8b 128M x 8b 256M x 8b 16M x 8b 32M x 8b 64M x 8b 128M x 8b 16M x 8b 32M x 8b 64M x 8b 128M x 8b 256M x 8b 256M x 8b 512M x 8b 512M x 8b 1G x 8b 128M x 8b 256M x 8b 512M x 8b 128M x 8b 256M x 8b 128M x 8b 256M x 8b Program Page Size (in Bytes) 528 528 528 528 528 528 528 528 528 528 528 528 528 528 528 2112 2112 2112 2112 2112 2112 2112 2112 2112 2112 2112 2112 2112
7/12
ST72681
4 APPLICATION SCHEMATICS
Figure 3. Application Schematic Sheet 1/2
1
2
3
4
5
6
7
8
D
D
V33 V33 USB_V5
U1 C12 10nF C13 10nF C14 10nF C15 10nF
1 2 3
Vin GND
Vout
5
INHIBIT BYPASS
LD3985M33R_SOT23-5L
4
C1 10nF
+ C8 4.7uF C10 220nF NAND NAND Sheet D0 D1 D2 D3 D4 D5 D6 D7
NAND_VCC D[7..0]
C
R1 4.7K
C NAND_ALE NAND_CLE NAND_RnB
NAND_RnB
NAND_CE1
NAND_CE2
NAND_CE3
NAND_CE4
NAND_WE
V33
NAND_WP
45 44 43 42 41
48 47 46
40 39 38 37
NAND_ALE
NAND_CLE
NAND_CE1
NAND_CE2
NAND_CE3
NAND_CE4
NAND_WE
U2ST72
R2 10K
NAND D[5] NAND D[6] NAND D[7] NAND RnB
VSS_1 VDD33_1 NC
NAND D[0] NAND D[1] NAND D[2] NAND D[3] NAND D[4]
V18_USB
C20
USB_V5
18pF XT1 CRYSTAL 12MHz_M49-12.000
C21 C2 100nF C19 1uF 18pF R3 11.3K 1%
B
J1
DP DM
V33
VDDOUSB VSS_4 VDD33_4
NC VDD33_3
VBUS DD+ GND
USB CON
NAND CE4 NAND CE3 NAND CE2 NAND CE1 NAND RE NAND WE NAND CLE
1 2 3 4 V18_USB
VDDA OSCIN OSCOUT VSSA RREF VSSC VDDC VDD3 USBDP USBDM VSSBL VDDBL
V33
C3 RESET 100nF U3
EEPROM_SCL
V18_USB
1 2 3 4 5 6 7 8 9 10 11 12
ST72681
NAND WP READ ONLY EEPROM SCL VSS_2 VDD33_2 NC NC RESET
36 35 34 33 32 31 30 29
NAND_WP
NAND_RE
S1 Read Only RO
NAND_RE
NAND_RnB
NAND_WP
NAND_VCC
LED2 LED1 NAND ALE/EEPROM SDA VSS_3
28 27 26 25
PE2 PE3 NAND_ALE PE3 PE2
E0 VCC E1 nWC E2 SCL VSS SDA
M24C32W_TSSOP8
R6 18K
B
NAND_ALE
R4 220
R5 220
13 14 15
16 17 18 19 20 21 22
C16 10nF
C17 10nF
C18 10nF
C22 470nF
23 24
V33
NAND_CE4 NAND_CE3 NAND_CE2 NAND_CE1 NAND_RE NAND_WE NAND_CLE
LED1 RED LED
LED2 GREEN LED
V33
A
A
Title
PFD/Ref 1B CPU
Size A3 Drawn By: 1 2 3 4 5 6 Date: File:
Number
Release 1
Revision Sheet 1 of 2 8
1B
20-May-2005 7
8/12
ST72681
Figure 4. Application Schematic Sheet 2/2
D
A
B
C
1 NAND_RnB 2 3 NAND_ALE NAND_ALE NAND_CLE NAND_CLE NAND_WE NAND_WE NAND_RE NAND_RE NAND_WP NAND_WP 4 NAND_CE4 NAND_CE4 NAND_CE3 NAND_CE3 NAND_CE2 NAND_CE2 NAND_CE1 NAND_CE1 5 V33 100nF 6 Date: 11-May-2005 Drawn By: Sheet 2of2 Revision Size PFD/Ref NAND Number Title A3 7 8 Release 1 1B A B C D NAND_RnB 0 R_Samsung W_config R_SW V33 0 1 2 3 4 5 GND/NAND_RnB2 6 7 NAND_RnB NAND_RE 8 NAND_CE1 9 NAND_CE3 10 11 12 13 14 15 NAND_CLE 16 NAND_ALE 17 NAND_WE 18 NAND_WP 19 20 21 22 23 24 100nF C6 C7 R_Toshiba_config R_T D[7..0] NC/#R ES NC NC NC NC NC NC NC NC I/O 7 GND/RB2/NC I/O 6 #R /B I/O 5 #R E I/O 4 #C E NC NC/#C E2 NC NC NC/PRE VCC VCC VSS VSS NC NC NC NC CLE NC ALE I/O 3 #WE I/O 2 #WP I/O 1 NC I/O 0 NC NC NC NC NC NC NC NC NAND_FLASH_TSOP48 D[7..0] U4 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 D7 D6 D5 D4 V33 D3 D2 D1 D0 100nF C4 1 2 3 4 5 NAND_RnB2 6 7 NAND_RnB NAND_RE 8 NAND_CE2 9 NAND_CE4 10 11 12 13 14 15 NAND_CLE 16 NAND_ALE 17 NAND_WE 18 NAND_WP 19 20 21 22 23 24
1 2 3
On Board Flash1 On Board Flash2
4
NC/#R ES NC NC NC NC NC NC NC NC I/O 7 GND/RB2/NC I/O 6 #R /B I/O 5 #R E I/O 4 #C E NC NC/#C E2 NC NC NC/PRE VCC VCC VSS VSS NC NC NC NC CLE NC ALE I/O 3 #WE I/O 2 #WP I/O 1 NC I/O 0 NC NC NC NC NC NC NC NC NAND_FLASH_TSOP48 U5
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
5
D7 D6 D5 D4 V33 D3 D2 D1 D0 6 100nF C5 7 8
9/12
ST72681
5 PACKAGE MECHANICAL DATA
Figure 5. 48-Pin Thin Quad Flat Package
mm Min 0.05 1.35 0.17 0.09 9.00 7.00 9.00 7.00 0.50 0 0.45 3.5 0.60 1.00 48 7 0 1.40 0.22 Typ Max 1.60 0.15 0.002 Min inches Typ Max 0.063 0.006
Dim.
D D1 A1 b A A2
A A1 A2 b C D D1 E E1 e L L1 N
1.45 0.053 0.055 0.057 0.27 0.007 0.009 0.011 0.20 0.004 0.354 0.276 0.354 0.276 0.020 3.5 0.039 7 0.75 0.018 0.024 0.030 0.008
E1
E
e
L1 L
c
Number of Pins
10/12
ST72681
6 REVISION HISTORY
Table 6. Revision History
Date Revision Description of Changes Changed status of the document Changed description on 1st page Removed unconnected pins in Table 5 on page 6 Changed Table 4, "USB 2.0 and core Clock System," on page 5 Changed pin 5 description in Table 3, "USB 2.0 Interface," on page 5 Changed section 3 on page 7 Changed Figure 3 and Figure 4
May-2005
1.1
11/12
ST72681
Notes:
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners (c) 2005 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
12/12

▲Up To Search▲

Price & Availability of ST72681

	To Download ST72681 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .